
CPU Cache Coherence and False Sharing for Cloud Backend Engineers
Two goroutines updating adjacent counters can saturate memory bus on a c7g.8xlarge. Memory barriers, cache lines, and false sharing—why placement groups do not fix application-level contention.











